Loading Events

« All Events

  • This event has passed.

Thermal Atomic Layer Etch for Logic and Memory Downscaling

April 11 @ 11:30 am - 1:15 pm PDT

San Francisco Bay Area IEEE Nanotechnology Council

San Francisco Bay Area IEEE Nanotechnology Council

2020, 2017 & 2014 Nanotechnology Council Outstanding Chapter (world-wide)

2019, 2016 & 2014 IEEE Outstanding Chapter (Western USA)

2019, 2016 IEEE Outstanding Chapter (Santa Clara Valley)

http://sites.ieee.org/sfbanano

Thermal Atomic Layer Etch for Logic and Memory Downscaling

Martin McBriarty

Senior Scientist, EMD Electronics

In-Person Meeting

Thursday, April 11, 2024

11:30 AM: Networking, Pizza & Drinks

Noon — 1 pm: Seminar

Please register on Eventbrite before 9:30 AM on Thursday, April 11 , 2024

Walk-In attendance is welcomed but discouraged

Please assist us in our event planning!

If you decide not to attend… – please cancel reservations by 8:00 AM on Thursday, ** Tickets cancelled by 8 AM on April 11 will have payments refunded*** Note: Eventbrite Fees will not be refunded

Location:

EAG Laboratories;

810 Kifer Road, Sunnyvale

==> Use corner entrance: Kifer Road / San Lucar Court

==> Do not enter at main entrance on Kifer Road

(Parking: on street or in parking lot behind EAG)

Abstract:

As downscaling approaches physical limits, semiconductor devices are evolving into increasingly complex 3D nano-architectures. Fabricating these unprecedented devices in HVM requires precise and selective material deposition & etch methods.

Atomic layer etch (ALE) helps to sculpt these structures by selectively removing materials with angstrom-scale control. By exploiting chemical differences between materials, ALE processes are designed to etch certain exposed materials while minimizing damage to others. ALE can enable scaling boosters such as fully self-aligned via (FSAV), a critical method for logic back end of line (BEOL) downscaling. Vapor-phase thermal ALE can also provide controlled, selective etch in features with high aspect ratio, low critical dimension, or horizontal openings, overcoming the limitations of wet and plasma etches in emerging 3D structures.

This seminar will focus on ALE of metals and metal oxides for logic and DRAM, including process fundamentals, selectivity mechanisms, and thermal ALE processes developed at EMD Electronics

Bio:

Martin McBriarty

Senior Scientist, EMD Electronics

Martin McBriarty leads atomic layer etch development at EMD Electronics in San Jose, California.

He earned his B.S. in Materials Science & Engineering at the University of Florida in 2008 and his Ph.D. in the same field at Northwestern University in 2014. He studied at the Fritz Haber Institute as a Fulbright scholar and completed postdoctoral work at Pacific Northwest National Laboratory before joining Intermolecular (a business of Merck KGaA, Darmstadt, Germany) in 2018.

If you have questions or problems with your registration, please contact LincolnBourne@gmail.com

* Please help us manage our event planning. When we have many walk-in attendees, it is difficult for us to order the proper amount of food for lunch.

** Tickets cancelled by 8 AM on April 11 will have payments refunded*** Note: Eventbrite Fees will not be refunded

Venue

EAG Laboratories
810 Kifer Road, ==> Use corner entrance: Kifer Rd. / San Lucar Ct.=> Do not use main entrance on Kifer Rd.
Sunnyvale, CA 94086 United States

Venue

EAG Laboratories
810 Kifer Road, ==> Use corner entrance: Kifer Rd. / San Lucar Ct.=> Do not use main entrance on Kifer Rd.
Sunnyvale, CA 94086 United States
© Copyright - Silicon Valley Engineering Council