Loading Events

« All Events

  • This event has passed.

Hybrid Bonding: Greater Functionality, Higher Performance And Smaller Size

June 15, 2023 @ 11:45 am - 1:00 pm PDT

— introduction of hybrid bonding technology, how it enables disaggregation and heterogeneous integration and helps increase efficiency ….

Guilian Gao, Ph.D., Distinguished Engineer in 3D Technology, Adeia

Directions for connecting with the WebEx stream will be sent via email to all registrants 24-hours, and 15 minutes prior to the event.

11:30 – 11:45 AM: Arrive at SEMI Hdqtrs, lunch provided (for on-site attendees)

11:50 AM – 12:00 PM: On-line check-in

12:00 PM: Presentation  & QA

WE USUALLY GET the PRESENTER’S SLIDE DECK, but sometimes not. When the speaker provides it, in original or update form, it will be uploaded to the chapter website – www.ieee.org/scveps. Older presentations may also be accessed on the same page.

Summary: Massive demands are being placed on computing due to skyrocketing increases in data consumption. Penetration of AI and ML into more and more fields requires real-time fast processing at the edge as well as fast data transfer to datacenters for analysis. 5G and 6G technologies demand ever increasing frequency for wireless communications. Autonomous driving and other harsh environments demand high reliability. The semiconductor industry needs to continuously deliver better performance from a smaller footprint with higher frequency response, higher reliability, lower power consumption, and all with a lower barrier for entry than advances at the transistor level. How are these rigorous market demands influencing innovations in chip manufacturing and advanced interconnect such as hybrid bonding?

This presentation will give a brief introduction of the hybrid bonding technology, how it enables disaggregation and heterogeneous integration and helps increase efficiency and performance while shrinking footprint, and how it enables high reliability.

Bio: Guilian Gao received her Ph.D. in Materials Science from the University of Cambridge, UK, her M.S. in Corrosion and Protection from University of Manchester, UK and her B.S. in Materials Science and Engineering from Beihang University, China. Dr. Gao has 34 years of experience in electronics packaging technology development, materials, processes, and reliability engineering. She is currently a Distinguished Engineer in 3D Technology at Adeia in San Jose. Prior to her current assignment, she was a Staff Engineer and Program Manager at Tessera Inc. Before joining Tessera, she was a Senior Technical Specialist at Ford Motor Co. and was awarded the Henry Ford Technology Award — the highest award for technical achievement in Ford Motor Company. Dr. Gao holds 70 US patents and has more than 40 publications.

— fine pitch, interconnect density, face-to-face connection, signal integrity, low power …

Venue

SEMI
673 South Milpitas Boulevard
Milpitas, CA 95035 United States

Venue

SEMI
673 South Milpitas Boulevard
Milpitas, CA 95035 United States
© Copyright - Silicon Valley Engineering Council