Loading Events

« All Events

  • This event has passed.

Validation and Risk Assessment Method for System-in-Package Design

May 8, 2023 @ 6:00 pm - 8:00 pm PDT

System-in-Package (SiP) technology provides a great opportunity for consumer electronics companies to make products with smaller form factor, more functions, and better reliability performance. One key reason for SiP’s success is the encapsulated structure using molding compound, which can provide protection to all the components inside and allows reduced component-to-component spacing. However, if the design or the manufacturing process have flaws, failures can also happen inside of SiP, and engineers have to spend much more efforts and time to conduct fault isolation, understand the root cause, and make related corrective actions. In this regard, risks are borne not only by the SiP manufacturers, but also the system integrators and Original Equipment Manufacturers (OEMs) who needs to assemble SiP into the final product. Therefore, a comprehensive design and manufacturing assessment plan and an effective validation method at an early stage of the SiP development will be extremely critical so that the risk can be identified in advance, and the impact to the product launch can be minimized. This paper focuses on two types of encapsulant related failures, molding void and component internal delamination. By presenting several cases that are encountered during SiP development, their failure mechanisms are studied, and the methodology to detect the failure and assess the risk are also discussed.
Speaker(s): Dr Yuan Zhang,
Bldg: Mountain View Community Center, 201S. Rengstorff Avenue, mountain view, California, United States, 94040

© Copyright - Silicon Valley Engineering Council